


Fig. 1






Fig. 3A




Fig. 3B




Fig. 4A




Fig. 4B




Fig. 5





Fig. 6

52-

			/
		Iteration 1	Iteration 2
	P	(5, 0, 1, 2, 4, 3, 7, 6)	(3, 5, 7, 0, 1, 2, 4, 6)
53-	MISes in P	(5)(0, 1, 2, 4)(3, 7)(6)	(3, 5, 7), (0, 1, 2, 4, 6)
54-	Combining MISes	(5, 3, 7),(0, 1, 2, 4, 6)	(3, 5, 7, 0, 1, 2, 4, 6)
55-	Sorting	(3, 5, 7), (0, 1, 2, 4, 6)	(0, 1, 2, 3, 4, 5, 6, 7)
56-	New Arrangement	(3, 5, 7, 0, 1, 2, 4, 6)	(0, 1, 2, 3, 4, 5, 6, 7)
57-	Control bits for GRP	(1, 0, 1, 0, 0, 0, 0, 1)	(1, 1, 1, 0, 1, 0, 1, 0)
	instruction		

50

Fig. 7






Fig. 8C




Fig. 9A




Fig. 9B




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18A




Fig. 18B




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23